library ieee;
use ieee.std_logic_1164.all;

entity or2 is
	port (
		a,b : in bit;
		z : out bit
	);
end entity or2;

architecture DATAFLOW of or2 is
	
begin

	z <= a OR b;

end architecture DATAFLOW;
